|
|
a3fcd0e57c
|
Test with phase diff b/w CLK0 and CLK2
|
2022-06-06 22:33:30 +02:00 |
|
|
|
86ef8e7049
|
Make a test with stop mode: STOP2
|
2022-06-03 18:28:54 +02:00 |
|
|
|
efdf1e0764
|
DEVEL activate button B1, correct some line endings
|
2022-05-27 21:29:56 +02:00 |
|
|
|
136191111f
|
DEV stable UART, stable Si5351
|
2022-05-26 22:05:48 +02:00 |
|
|
|
88ed161d8d
|
ADD RTC HAL driver
|
2022-05-24 08:02:38 +02:00 |
|
|
|
347d4394df
|
testing 2nd instance of si5351 driver
|
2022-05-24 08:01:52 +02:00 |
|
|
|
c1ec2a61f1
|
CHG adding additional compiler warnings in Debug mode, corrections
|
2022-05-18 12:56:04 +02:00 |
|
|
|
83c3043d2c
|
ADD si5351_read_register_debug for reading the value of a bulk of register
|
2022-05-17 12:59:33 +02:00 |
|
|
|
f4a61ee06f
|
CHG programming further investigation
|
2022-05-17 01:28:20 +02:00 |
|
|
|
acc0f0a5da
|
ADD read and write wrapper function for i2c bus, start programming
procedure for si5351
|
2022-05-16 01:47:12 +02:00 |
|
|
|
8f5cdc1f54
|
First Commit, build a driver for the Si5153
|
2022-05-15 22:42:00 +02:00 |
|
